This paper reports the effects of post-annealing of ZnO thin fi lms on their microstructure and the device performance of the transistors fabricated from the films. From X-ray diffraction and transmission electron microscopy characterization, we uncovered that the grain size increased with the annealing temperature escalating and that the film stress shifted from compressive to tensile due to the grain size increment. Electrical characterization revealed that the grain size increase damaged the device performance by drastically lifting the off-current level. By annealing the devices in an O 2 ambient (instead of air), we were able to suppress the off-current while improving the electron mobility.
INTRODUCTION
Research interests on ZnO-based thin fi lm transistors (TFTs) are on rise (Bae & Im, 2004; Fortunato et al., 2005; Yao & Li, 2005; Sun & Rogers, 2007) . ZnO and its derivatives (InGaZnO, SnZnO, InZnO, etc) offer a unique combination of technologically important features such as a high electron mobility, an excellent transparency, and a stability superior to that of amorphous silicon (Normura et al., 2004) . Successfully developing them for transistors could enable some nextgeneration electronics including transparent electronics and fl exible electronics. Vigorous research activities are in progress in harnessing this class of materials as the channel layer of TFTs to achieve a high device performance. In particular, understanding the fundamentals of these materials and its influence on the device performance is an integral part of these research efforts (Bae et al., 2003; Carcia et al., 2003; Hoffman et al., 2003; . For instance, ZnO thin films are typically polycrystalline and the electrical properties of the transistors based on these fi lms are expected intimately related to their microstructural features such as grain boundaries (Hossain et al., 2003) . Here, we annealed ZnO films to modulate the microstructure, and examined the effects of the annealing on the microstructure of the ZnO fi lms and the electrical properties of their transistors. Among various deposition methods, radio frequency (RF) magnetron sputtering technique is widely adopted owing to its process simplicity and wide-area deposition capability (Hwangbo et al., 2008; Kim et al., 2008; Sahu et al., 2008; Venkatachalam et al., 2008) . The microstructure of sputtered ZnO films are known very sensitive with the process conditions (such as deposition power, partial oxygen pressure, and post-deposition annealing) and hence the device performance (Levinson et al., 1982) . Fortunato et al. (2005) reported the effects of the RF power on the crystallinity and Hall mobility of ZnO films while other studies embarked on the effects of the partial oxygen pressure during the deposition and post-annealing in hydrogen environment (Bae et al., 2003; Carcia et al., 2003) . In our previous study, we employed different RF powers to generate ZnO fi lms with different grain sizes and demonstrated a sensitive increase of the electron mobility with the grain size . Despite the efforts to elucidate the role of the microstructure, the effects of post annealing -the most widely-used way of altering the microstructure of polycrystalline films -on the device performance have not been thoroughly investigated.
Here, we annealed ZnO fi lms at various temperatures under different ambients (air and O 2 ) and delved into how the annealing affected the overall microstructure of the ZnO fi lms and furthermore the electrical properties of the TFTs. Fig. 1 shows a schematic diagram of the device structure adopted in this study, which is based on a bottom-gated TFT structure and utilizes a highly doped Si substrate as the gate electrode. First, SiO 2 gate dielectric with the thickness of 100 nm was thermally grown on a highly-doped p-Si (100) wafer (0.001~0.005 Ωcm), followed by deposition of an undoped ZnO active layer in an Ar ambient of 10 mTorr in a RF (13.56 MHz) magnetron sputtering system. The substrate temperature was room temperature and the sputtering power was set to 50 W. The ZnO films were deposited through a shadow mask having a size of 500×1,140 μm to define the active channel regions. After the deposition of ZnO films, thermal annealing was performed at various temperatures (300 o C, 400 o C, and 500 o C) in different ambients (air and O 2 ) for 1 hour in a furnace. As the source and drain electrodes of the transistors, Al films were deposited using a thermal evaporation system and patterned using a typical lift-off process. The channel width (W) and length (L) of the fabricated TFTs were 100 μm and 50 μm, respectively. To reduce the contact resistance, rapid thermal annealing was carried out at 200 o C for 2 min in N 2 ambient. The electrical characteristics of the transistors were measured using an Hewlett-Packard (HP) semiconductor parameter analyzer (HP4145B). We conducted microstructure analysis on the deposited ZnO fi lms using X-ray diffraction (XRD) and transmission electron microscopy (TEM). Fig (0002) texture in the fi lms. The intensity of the peak escalates with the annealing temperature increasing, signaling an improvement in the crystallinity of the films (that is, the increment of the grain size). Another noticeable feature observed in the graph is a systematic shift in the peak position for the samples annealed at elevated temperature. In the XRD curves of thin fi lms, the shift of a peak position usually arises from bi-axial stresses present in the films (Venkatachalam et al., 2008) . Fig. 2B shows the strain of the films in the film-normal direction [ε=(d film -d bulk )/d bulk ] measured from the shifts of the (0002) peak position. From this measurement, we could estimate biaxial stresses in the films using the following relationship (Sahu et al., 2008) . For the elastic constants c ij , the data obtained from single crystalline ZnO could be used: c 11 =208.8, c 33 =213.8, c 12 =119.7, c 13 =104.2 GPa (Cebulla et al., 1998) . From this calculation, we determined the biaxial stresses of our samples, as shown in Fig. 2B . The as-deposited fi lm was found in a compressive stress (~700 MPa), consistent with other studies on ZnO thin films, which report a film stress of 200~600 MPa and attribute the origin of the stress to atomic peening occurring during sputtering (Cebulla et al., 1998; Zhang et al., 2004; Li et al., 2007) . The graph also displays a stress relaxation after annealing. The compressive stress continues to decline with the annealing temperature increasing until the stress becomes tensile upon annealing at 500 o C. This shift of the stress state, from compressive to tensile with the temperature rising, could be explained in connection with the grain size increase confirmed earlier from the peak intensity increase, since a grain size increase means a reduction in the grain boundary area, which would entail the development of a tensile stress in the fi lm. TEM characterization revealed the details of the microstructure of the ZnO films, which closely parallel with the XRD results, as shown in the bright field images of Fig. 3A-C . The image taken from the as-deposited sample displays a typical columnar structure, in which the grains were grown vertically with a width of around 8 nm. The images also disclose that the columns of the grains became wider upon annealing at 300 o C and the grains grew further for the sample annealed at a higher temperature (500 o C), which agrees well with the XRD results. In high resolution imaging, the grains dominantly display the lattice images of (0002) planes, as shown in Fig. 3D , which affi rms the strong (0002) texture of our fi lms observed in the XRD curves.
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Next, we characterized the electrical properties of the transistors fabricated from the as-deposited and annealed ZnO films, as shown in the transfer curves of Fig. 4 . The drastic change of the shapes of the curves shown in the graph marks a strong infl uence of the annealing. Raising the annealing temperature did not only increase the on-current but also the off-current level drastically from 10 -11 A to 10 -7
A. The rise of the on-current contributed to the increase of the mobility for the samples annealed at higher temperatures, which was largely shadowed by the concurrent drop of the Hossain et al., 2003) . TFT, thin fi lm transistor; GB, grain boundary. on/off-current ratio due to the off-current surge (see Table 1 for the details of the device performance). Such a drastic rise of the off-current level generally means a signifi cant increase in the background carrier concentration in the ZnO fi lms. In the framework proposed in a study on modeling of polycrystalline ZnO-based TFTs, this behavior could be connected to the grain size increase caused by the annealing (Singh et al., 2007) . In this model, as schematically illustrated in Fig. 5 , grain boundaries -treated as a thin layer full of trap sites -capture charge carriers in the vicinity, which leads to the formation of depletion regions and double Schottky barriers in the energy band diagram, as illustrated in Fig. 5C . As such, the reduction of grain boundary areas would result in a drop in the trapped charge density and hence an increase in the free charge carrier concentration. Thus, while the increment of the grain size could improve the electron mobility by reducing the number of potential barriers, it could also critically damage the device performance by raising the background carrier concentration and thus increasing the off-current level. Next, we annealed some samples in O 2 ambient in an attempt to suppress the off-current rise by infusing oxygen into the films during annealing and thereby reducing the concentration of oxygen vacancies, the major source for charge carriers. Shown in Fig. 4B are transfer curves obtained from the samples. The curves are in a sharp display of the effects of the O 2 annealing: As the annealing temperature increases, the off-current rises only slightly while the oncurrent increases substantially. The electron mobility also o C -annealed samples in air) is the presence of a small shoulder peak around the turn-on voltage. We suggest that such shoulder peaks might arise from two possibilities, gate leakage and the presence of a parasitic channel layer. Further investigation is in progress to acquire full understanding of this behavior and to improve the device performance.
SUMMARY
In this study, we investigated the effects of post-annealing of ZnO thin films on their microstructure and the device performance of the transistors fabricated from the fi lms. From XRD and TEM characterization, we uncovered that the grain size increases with the annealing temperature escalating and that the fi lm stress shifts from compressive to tensile because of the grain size increment. From electrical characterization of the devices, we found that although the grain size increase raised the on-current by reducing the number of potential barriers, it also critically damaged the device performance by raising the background carrier concentration and thus increasing the off-current level. We also confirmed that annealing the devices in an O 2 ambient (instead of air) suppressed such off-current rise by infusing oxygen into the fi lms while improving the electron mobility.
